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Common-Mode Current Due to a Trace Near a PCB
Edge and Its Suppression by a Guard Band
Yoshiki Kayano, Student Member, IEEE, Motoshi Tanaka, Member, IEEE, James L. Drewniak, Senior Member, IEEE,
and Hiroshi Inoue, Member, IEEE
Abstract—The common-mode (CM) current due to a trace near
a printed circuit board (PCB) edge, and its suppression by a guard
band have been studied experimentally and with finite-difference
time-domain (FDTD) modeling. As the guard band, copper tape
is connected along the entire edge of the ground plane. First, a
PCB electromagnetic interferenc (EMI) coupling path that results
from the nonzero impedance of the PCB ground plane is discussed.
As the trace is moved closer to the PCB edge, the CM current in-
creases. Then, the effect of the guard band on the CM current is
detailed. A guard band parallel to and near a trace is most effective
in suppressing the CM current. The cross-sectional magnetic field
distribution at center of the PCB with and without the guard band
is also calculated with FDTD modeling. The guard band decreases
the magnetic field distributed on the reverse side of a PCB. These
results indicate the guard band is effective in suppressing CM cur-
rent. Finally, an empirical formula to quantify the relationship be-
tween the position of a trace and CM current for the case with a
guard band is proposed. Calculated results using the empirical for-
mula and FDTD modeling are in good agreement, which indicates
this empirical formula should be useful for developing EMI design
guidelines.
Index Terms—Common-mode (CM) current, electromag-
netic interference (EMI), finite-difference time-domain (FDTD)
method, guard band, printed circuit board (PCB).
I. INTRODUCTION
COMMON-MODE (CM) radiation from cables attached toa printed circuit board (PCB), as well as CM radiation
from the PCB itself, is a common electromagnetic interference
(EMI) problem. It is necessary to suppress the CM current to re-
duce radiation. Previous studies on electromagnetic noise radi-
ated from a PCB have been published [1]–[8]. The need to con-
sider and model a CM current in order to predict adequately, the
radiation from a PCB has been emphasized and demonstrated
in [1], [2]. CM radiation from cables attached to PCBs will be
largest near a resonance frequency of the effective “EMI an-
tenna,” one portion of which is the attached cable, such as an
I/O line [3]. Mechanisms by which differential-mode (DM) sig-
nals are converted to CM noise sources resulting in EMI have
been demonstrated, and two classes of coupling mechanisms are
voltage driven and current driven [4]. But, in the considered fre-
quency range, the current-driven mechanism is of particular im-
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Fig. 1. Equivalent circuit illustrating the current driven mechanism.
portance for a trace near a PCB edge, and reviewed herein for
this application.
An equivalent model for a PCB with a trace, which illustrates
the physics of the current-driven mechanism, is shown in Fig. 1
[4]. The EMI coupling physics at lower frequencies is domi-
nated by the magnetic field. For an infinite ground plane, there
is no magnetic flux below the plane, and, hence, all the magnetic
flux wraps the signal trace. Consequently, there is no induc-
tance associated with the ground plane, and in this ideal case, the
impedance of the ground plane is zero. However, for real PCB
designs, in which the ground plane will have finite width, and
has magnetic flux lines that close below the plane, the ground
plane will have a nonzero impedance [2], [4]–[7]. The voltage
drop across the nonzero impedance of the ground plane
can result in CM radiation [8]. When the ohmic resistance of the
ground plane is much smaller than the nonzero impedance, the
CM current at frequencies below the radiator resonances is
approximately
(1)
where is the source voltage, is the capacitance be-
tween the two extensions of the lower conductors, is the ter-
minating resistor, and is the inductance between two por-
tions of extended ground. is an inductance of signal return
path and then, it is considered as a geometrical source which
generates the CM current [4]. Changing the geometry of a PCB
causes a change in the magnetic flux which wraps the ground
plane, and hence, the CM radiation. The width of the ground
plane, the width and height of the trace, and the position of the
trace all affect the CM radiation.
The finite-difference time-domain (FDTD) method [9], [10]
is well suited to modeling EMI resulting from PCB geometries
to estimate EMI problems in high-speed electronic designs. It is
helpful to be able to anticipate at the design stage the resonance
of such PCB configurations where the EMI can peak. Also,
by modeling the PCB geometry with EMI coupling paths, and
0018-9375/04$20.00 © 2004 IEEE
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Fig. 2. Geometry of the PCB layout used in the experimentation. (a) Top view.
(b) Side view.
knowing the CM current and the electromagnetic field distribu-
tion around the PCB, EMI design guidelines can be developed.
So far, EMI resulting from a trace near a PCB edge has been
investigated theoretically, experimentally, and by numerical
methods [11]–[14]. In the results, as the trace is moved closer
to the PCB edge, the CM current increases, due to a higher
CM inductance (Fig. 1). However, a full FDTD modeling
of the PCB with an attached cable has not been implemented,
which allows to study possible means for suppressing CM
current.
In this paper, the CM current due to a trace near a PCB
edge and its suppression by a guard band is investigated ex-
perimentally and with FDTD modeling. A guard-band copper
tape, is connected along the entire edge of the ground plane.
First, a PCB EMI coupling path that results from the nonzero
impedance of the PCB ground plane is discussed to determine
the necessary “keep-out” area on the PCB edge for high-speed
trace routing. Second, the effect of the guard band on CM
current is discussed. In order to understand the effect of the
guard band, the magnetic field distribution is calculated with
the FDTD method. Finally, an empirical formula to quantify
the relationship between the position of a trace and CM current
for the case with a guard band is proposed.
II. EXPERIMENTAL AND MODELING METHODS
A. PCB Geometry
The geometry of the PCB layout studied is illustrated in
Fig. 2. The PCB had two layers, with the upper layer for a signal
trace and the lower for the reference (ground) plane. A thin wire
of 100-mm length with 0.6-mm diameter, used to mimic the
extended electrical length of the board with an attached cable,
was connected to the edge of a 100-mm 150-mm ground
plane. The trace, with 0.508-mm width and 50-mm length, was
centered lengthwise on a 1.09-mm thick dielectric substrate
with . Several different configurations in which the
distance between the trace and the PCB edge, as shown in
Table I, were prepared for the measurements. Although the
characteristic impedance of the trace was calculated as approx-
imately 92 [15], the impedance of the “center” case and the
TABLE I
PCBS UNDER TEST
(d : distance between the trace and the PCB edge, h: thickness of the dielectric
substrate, and w : width of the guard band)
Fig. 3. Experiment setup for CM current measurements.
case when the trace was near a PCB edge 6.35 mm was
approximately 90 and 98 as measured with a time-domain
reflectometry (TDR), respectively. In order to match the
impedance, the trace was terminated with either 91- or 100-
surface-mount technology (SMT) resistor, as shown in Table I.
The same configuration of PCBs with a guard band were also
prepared, except the cases of “d50,” “d100,” and “d300”. As
the guard-band copper tape was used and connected along the
entire edge of the ground plane to the upper layer through the
side of the PCB. The width of the guard band was 5 mm.
TDR measurements were worked to compare the characteristic
impedance for the cases with and without a guard band, and the
results were nearly the same.
The PCB was driven by a 0.085-in semi-rigid coaxial cable
running along the center of the PCB on the reverse side. The
cable ran the length of the PCB to the feed point of the driven
trace, and was soldered to the ground plane along its entire
length. The center conductor of the semi-rigid coaxial cable
was extended beyond the outer shield and penetrated the PCB
through the ground plane to connect to the trace on the top side.
The coaxial cable extended 30 mm beyond the PCB edge, and
a shape memory alloy connector was located at the end of the
cable.
B. Experimental Method
The CM current on the outer shield of the feed cable was
measured using a current probe (Fischer F-2000), and a net-
work analyzer (HP 8753D), as shown in Fig. 3 [11], [16]. A
600-mm 600-mm aluminum plate was used to isolate the PCB
from the cable dressing leading to the network analyzer. The
current probe is mounted adjacent to the aluminum plate and
encircled the feeding cable, as shown in Fig. 3. A ferrite sleeve
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(100 at 100 MHz) is mounted around the probe connector to
reduce coupling to the current probe. The with the loca-
tion of Port 1 (the voltage source for the signal trace) and Port
2 (current probe on the semi-rigid cable) was measured in the
frequency range from 50 MHz to 1 GHz. Port 1 was connected
to the 0.085-in coaxial cable to drive the signal line, and Port 2
was connected to the current probe.
The calibration of the network analyzer and removal of the
frequency response of the current probe were done by using
a shorted copper ring [11], [16]. A copper ring was wrapped
tightly around the current probe and connected to Port 1 during
calibration. The current in the copper ring, at frequen-
cies where the source impedance is significantly greater than the
calibration ring loop inductance, is given by ,
where is the RF source voltage of the network analyzer,
and the source impedance of the network analyzer is 50 . The
voltage at Port 2 is given by , where
is the current sensed by the current probe. The currents at Port
1 and Port 2 are related by the transfer function of the current
probe , therefore . Since the 50-
source impedance is matched to the characteristic impedance of
the cable, the voltage at Port 1 is given by . There-
fore, is given by
(2)
On the other hand, when a PCB is connected to Port 1, on a
semi-rigid coaxial cable is sensed by the current probe, therefore
. before the calibration is given by
(3)
The calibration procedure removes the factor from (3).
Consequently, the relationship between and the CM cur-
rent is given by
(4)
Equation (4) is used to compare experimental and numerical
results.
C. FDTD Modeling
The FDTD method [9], [10] was used for simulating the CM
current on the PCB. The FDTD modeling details were deter-
mined by varying the number of cells for trace width, substrate
thickness, and the distance between PCB and perfectly matched
layers (PMLs) [17]. Eight PML layers were used for the ab-
sorbing boundary. The measured and simulated results were in
good agreement when the meshing of the trace and the substrate
was greater than two cells, and the distance between the PCB
and the PML layers was greater than , where was the
maximum wavelength of the lowest frequency. Therefore, the
cell size was , and 0.546 mm.
The total computational domain was 491 154 183 cells, in
the , , and dimensions, respectively. The time step was
s from the Courant stability condition [10].
Fig. 4. Computational domain for the FDTD simulation, with a centered trace.
Fig. 4 shows the computational domain for the FDTD simula-
tion in the case where the trace is centered, as a typical example.
The trace was modeled as a perfect electric conductor (PEC),
two-cell wide. The ground plane, thin wire, and aluminum plate
were also modeled as an PEC. The aluminum plate used in
the experiments was included as an infinite ground plane. An
SMT resistor was modeled as a one-cell lumped element in the
PCB substrate. The PCB substrate was modeled as a dielec-
tric, two-cell deep, with relative permittivity . A sinu-
soidally modulated Gaussian pulse was used as the source with
source resistance 50 . The CM current was calculated by the
loop integral of the magnetic field around the cable at the cur-
rent probe position.
To shorten the calculation time, the vector and parallel com-
putation method for a super computer NEC SX-4 (Tohoku Uni-
versity Information Synergy Center) was used in FORTRAN
90, where IF-THEN operations in a vector loop were eliminated
[18]. The memory required to calculate the model of Fig. 4 was
1.2 GB, and it takes longer than 150 min for the vector and par-
allel computation with 8 CPUs (16 GFlops) on the super com-
puter that has a maximum performance of 256 GFlops.
III. CM CURRENT DUE TO TRACE NEAR EDGE OF PCB
WITHOUT GUARD BAND
The PCB EMI coupling path source that results from the
nonzero impedance of the PCB ground plane is discussed in this
section. The related to CM current shown in Fig. 5(a) and
(b) are for the cases with and without a thin wire, respectively.
In both cases, as the trace is moved closer to the PCB edge,
increases. Further, the curve is shifted nearly uniformly in
magnitude over the considered frequency range. The difference
between the case of “center” and “d600” is approximately 3 dB,
and that between “center” and “d50” is approximately 12 dB. At
lower frequencies, the CM current follows a slope of 12 dB/Oc-
tave [4]. This is consistent with an EMI coupling path dominated
by the magnetic field [7]. The calculated and measured results
are in good agreement in both cases. Comparing the case with
and without a thin wire, the difference is only at the second res-
onance frequency which is due to an antenna type resonance.
It is suggested that the second resonance is related to the total
length of PCB. The case without a thin wire is discussed below.
In FDTD simulation, the case used a conductor with the re-
sistivity of copper, instead of PEC, as the ground plane was also
calculated. The result is the same as the case of PEC. This indi-
cates that the partial inductance of the ground plane dom-
inates the increase of . A formula for the per-unit-length
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Fig. 5. Comparison of measured and simulated jS j frequency responses for
the PCBs under test (see Table I). (a) PCB with a thin wire. (b) PCB without the
thin wire.
CM inductance in nanohenry per centimeter of the PCB
ground plane, has been derived analytically, as
(5)
where is the width of the PCB, is thickness of the dielectric
substrate, is the distance between the center of the PCB and
the center of the trace , is the width
of trace, and is distance between the trace and the PCB edge
[14]. This is the case without a guard band in the present study.
Using (1) and (5), in decibels, which is the normalized
value to the “ , centered trace and without GB”
(center) case, is given by
(6)
where is the reference thickness, i.e., 1.09 mm in this study,
is terminating resistance, and that of the “center” case
with . Results of the measured, FDTD calculated, and (6) of
are shown in Fig. 6. The for the measured
and FDTD calculated results is approximately constant over the
considered frequency range, and is almost the same as that cal-
culated with (6). Therefore, , the average of in
the considered frequency range, is used.
Fig. 6. jS j versus frequency.
Fig. 7. Position of the guard band on the PCB (top view of the PCB). (a) GB.
(b) GB1. (c) GB2. (d) GB3.
A common maxim for PCB design is to keep high-speed
traces on the interior of the PCB whenever possible, and a dis-
tance between high-speed traces and the PCB edge is often spec-
ified in terms of the width of the PCB. This distance can be
estimated by (6). As an example, when the difference
to the “center” case is required to be smaller than 3 dB, the
ratio must be no less than 0.28. One problem with
a rule like this is that as the PCB design density continues to
increase, designers can no longer afford the space on the PCB
to follow this guideline, and traces are placed closer to the PCB
edge.
IV. EFFECT OF GUARD BAND ON CM CURRENT SUPPRESSION
The effect of a guard band on the CM current in the case of a
PCB without an attached thin wire was investigated experimen-
tally and with FDTD modeling. Specifically, the focus was on
the CM current when routing traces near the edge of the PCB
with a guard band. The relationship between the position of the
signal trace and CM current is quantified.
A. Effect of Position of Guard Band
Using PCBs shown in Fig. 2 and Table I, the effect of the
guard band (GB) is compared with the case without the guard
band by measurement and FDTD modeling. In order to study
the effect of the guard band position, four configurations with
GB, GB1, GB2, and GB3, as shown in Fig. 7, were modeled
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Fig. 8. Example of jS j in the case with and without the guard band with
5-mm width (d = 6.35 mm).
with the FDTD method, where the width of guard band
was 5 mm. For the case GB, the guard band was around the
entire board periphery, GB1 was parallel to and near a trace,
GB2 was parallel to a trace, and GB3 was at a right angle to a
trace. As an example, the measured and calculated results for the
“ 6.35 mm (d250)” case are shown in Fig. 8. The calculated
and measured results are in good agreement. The in the
cases with the GB1 and GB2 is almost the same as the case with
GB which is connected along the entire edge, and these curves
overlay. On the other hand, the GB3 has no effect in suppressing
. Consequently, the results of the cases with GB2 and GB3
are omitted in Fig. 8. These results indicate that the guard band
parallel to and near a trace is most effective in suppressing the
CM current.
B. Magnetic Field Distribution
In order to understand the details of the guard band sup-
pressing the CM current, the magnetic field distributions for
the - plane at the center of the PCB in the case of “center,”
“d250,” and “d250GB” were calculated by using the FDTD
method. A 1-V 865-MHz sinusoidal signal, which is the second
resonance frequency of the test configuration was applied. After
the signal reached the steady state, the root-mean-square value
of the magnetic field strength was calculated from the wave-
form over one cycle. The calculation results for the magnetic
field distribution for the - plane at the center of PCB are
shown in Fig. 9. To compare the effect of the guard band quan-
titatively, the magnetic field distribution in the direction
is calculated, as shown in Fig. 10. In the “center” and “d250”
case, the tendency of the distribution is almost the same as
that measured by a magnetic shielded-loop antenna in [19]. If
the magnetic flux which encloses a ground plane (related to )
increases, the impedance of the ground plane will increase, with
the result that CM current increases [4].
For the “center” case, the magnetic field on the under side
of the PCB is relatively small. When a trace is placed near a
PCB edge (d250), the magnetic field under the PCB increases
dramatically. On the other hand, the magnetic field distributed
on the under side of the PCB with the guard band (d250GB)
is smaller, as compared with the magnetic field in the “d250”
case. This demonstrates the guard band suppresses the magnetic
flux which encloses a ground plane. So, the guard band can be
effective in suppressing the CM current resulting from a high-
Fig. 9. Magnetic fieldH distribution in the x-z plane at the center of the PCB.
(a) center. (b) d250. (c) d250 GB.
speed trace as a trace with high-frequency noise on it nears a
PCB edge.
C. Quantifying the CM Current and Its Suppression by a
Guard Band
Empirical expressions to quantify the relationship between
the position of the trace and CM current for the case with a guard
band can be developed from the FDTD simulation results. The
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Fig. 10. H distribution along the x direction. (a) Magnetic field H
distribution calculated at 6 mm above the PCB. (b) Magnetic field H
distribution calculated at 6 mm under the ground plane.
Fig. 11. Cross-section of the PCB showing the relevant dimensions.
cross-sectional dimensions of a part of the PCB with the guard
band, related to the formulation, is shown in Fig. 11. To investi-
gate the effect of the guard band with the position of the signal
trace, the width of the GB1 was varied with , 2.5 and
5.0 mm. In Fig. 11, mm means that there is a ver-
tical metallic part of guard band on the PCB edge, but with no
horizontal metallic part on the top of the PCB. In addition, the
thickness of the dielectric substrate was varied with ,
1.64 and 2.18 mm, as shown in Table II. The was calcu-
lated from the FDTD modeling. The signal trace was terminated
in a matched load .
The guard band effect in decibels, which is the dif-
ference between the with GB1 and the
without the guard band , is defined herein as
(7)
TABLE II
PARAMETERS OF PCB IN FDTD MODELING
Fig. 12. GBE versus frequency (ex. d = 6.35 mm, w = 5 mm).
Fig. 13. Guard band effect GBE versus d =h.
As an example, in the case of “ mm,
mm,” i.e., “d250GB,” is shown in Fig. 12. Since the
is approximately constant over the considered frequency range,
as , the average value in the considered frequency range is
used. The deviation between calculated and measured results is
approximately 1 dB, and the average and the standard deviation
of is approximately 2.73 and 0.55 dB, respectively. Using
the distance between the trace and GB1, and , the relation-
ship between and is shown in Fig. 13. The can
be expressed as an empirical equation with parameters deter-
mined with a correlation coefficient of 0.99 by the least squares
method,
(8)
where is the distance between the trace and the edge of GB1
, and is the width of the guard band. The
solid line in Fig. 13 is the least squares curve fit given by (8).
The points on this curve would have error of approximately 0.5
dB, because each in Fig. 13 has the deviation as shown in
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Fig. 14. Normalized jS j versus d . Lines are calculated results from (6) and
(9), and symbols are FDTD calculated results. (a) h = 1.09 mm. (b) h = 1.64
and 2.18 mm.
Fig. 12. However, as decreases and/or increases, the
increases significantly.
Now, the guard band effect is considered through
. Using (6)–(8), the is given as an
empirical equation
(9)
The relationship between the normalized and is
shown in Fig. 14. In the case of “ 1.09 mm,” the normalized
is not calculated for 7.62 mm, because
the terminating resistor in the case with 7.62 mm is
different from that with 6.35 mm, as shown in Table I.
As decreases and/or increases, the normalized in the
case without the guard band increases. On the other hand, the
normalized in the case with a guard band has a peak and
then decreases as is smaller. The calculated results (lines in
Fig. 14) using (6) and (9) agree well with the FDTD calculated
results (symbols). This indicates the effect of the guard band to
suppress the CM current can be estimated using (9).
Using the ratio of to in (9), a design guideline can
be formulated. The ratio between the cases with and
without a guard band can be compared for a significant reduc-
Fig. 15. Normalized jS j versus d =(w=2). Lines are calculated results from
(6) and (9).
tion in the normalized . As an example, the cases where
the normalized dB is required in PCB designs are
compared. Fig. 15 shows the normalized for the case of
a PCB with , where in (6) and (9).
The of the case without the guard band should be
larger than 0.28, as mentioned in Section III. On the other hand,
the case with a guard band can be set to approximately 0.12.
This indicates that the guard band allows for a trace to be routed
near a PCB edge, and the necessary “keep-out” area (i.e., dis-
tance ) can be set smaller. Though the effect of a guard band
was discussed in the case without a thin wire attached, these
results can be applied to the case with a thin wire. Therefore,
a guard band will be effective for high-density PCB packaging
with high-speed traces.
V. CONCLUSION
The CM current due to a trace near a PCB edge and its sup-
pression by a guard band was studied experimentally and with
FDTD modeling. First, a PCB noise source that results from the
nonzero impedance of the PCB ground plane was discussed to
determine the necessary “keep-out” area on the PCB edge for
high-speed trace routing. The results suggest that
may be most suitable in the design of traces on a PCB
without a guard band. Second, the effect of the guard band on
CM current was discussed. The guard band parallel to and near
a trace was most effective in suppressing the CM current. And,
the cross-sectional magnetic field distribution at the center of
the PCB with and without the guard band was calculated using
the FDTD method. The guard band decreases the magnetic field
distributed on the under side of a PCB. These results indicate
the guard band is effective in suppressing CM current. Finally,
an empirical formula to quantify the relationship between the
position of a trace and CM current of the case with a guard
band was proposed. Calculated results using an empirical for-
mula and FDTD modeling were in good agreement. As
decreases, the effect of the guard band to suppress the CM cur-
rent increases. The guard band allows for a trace to be routed
near a PCB edge, and the necessary “keep-out” area can be set
smaller.
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